- VHDL or Verilog code, i.e. a "core"
- Test using simulation
- Set up input signal and test, or use the testbench that comes with the core
- If test is green, synthesize with synthesizer tool
- Place and route
- Result: bitfile
- Download to board
With FGPA comes a bootstrap that sets up routine from RAM or Flash.